

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Application Number	10/684,793
				Filing Date	October 13, 2003
				First Named Inventor	Yervant Zorian
				Art Unit	2138
				Examiner Name	Nguyen, Steve
Sheet	1	of	1	Attorney Docket Number	4640P020

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²	
SV		Monica Lobetti Bodoni, et al., "An Effective Distributed BIST Architecture for RAMs", IEEE European Test Workshop, 2000 (pages 1-6)		
SV		Chauchin Su, et al., "A Computer Aided Engineering System for Memory BIST", DAC, 2001 (pages 1-4)		
SV		Yervant Zorian, et al., "Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield", IEEE CS and IEEE CASS, May-June 2003 (pages 58-66)		

Examiner Signature		Date Considered	8/16/07
--------------------	---	-----------------	---------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

¹Applicant's unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/08B (08-03) as modified by Blakely, Solokoff, Taylor & Zafman (w/ 08/11/2003).
Send To: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450